< Back to previous page

Publication

Design issues and considerations for low-cost 3-D TSV IC technology

Journal Contribution - Journal Article

In this paper key design issues and considerations of a low-cost 3-D Cu-TSV technology are investigated. The impact of TSV on BEOL interconnect reliability is limited, no failures have been observed. The impact of TSV stress on MOS devices causes Vth shifts, further analysis is required to understand their importance. Thermal hot spots in 3-D chip stacks cause temperature increases three times higher than in 2-D chips, necessitating a careful thermal floorplanning to avoid thermal failures. We have monitored for ESD during 3-D processing and have found no events take place, however careful further monitoring is required. The noise coupling between two tiers in a 3-D chip-stack is 20 dB lower than in a 2-D SoC, opening opportunities for increased mixed signal system performance. The impact on digital circuit performance of TSVs is accurately modeled with the presented RC model and digital gates can directly drive signals through TSVs at high speed and low power. Experimental results of a 3-D Network-on-Chip implementation demonstrate that the NoC concept can be extended from 2-D SoC to 3-D SoCs at low area (0.018 mm(2)) and power (3%) overhead.
Journal: IEEE Journal of Solid-State Circuits
ISSN: 0018-9200
Issue: 1
Volume: 46
Pages: 293 - 307
Publication year:2011
BOF-keylabel:yes
IOF-keylabel:yes
BOF-publication weight:3
CSS-citation score:3
Authors:International
Authors from:Government, Private, Higher Education