< Back to previous page


A 2.4GHz Low-Power Sixth-Order RF Bandpass ΔΣ Converter in CMOS

Journal Contribution - Journal Article

A sixth-order RF bandpass Delta Sigma ADC operating on the 2.4 GHz ISM band, which is suitable for RF digitization is presented. The bandpass loop filter is based on digitally programmable Gm-LC resonators that can be calibrated online to adjust the RF center frequency. By sampling below the input Nyquist frequency, the clock in the system was reduced to 3 GHz, allowing a large reduction of the power consumption. Implemented in a standard 90 nm CMOS process, the IC achieves 40 dB and 62 dB of SNDR and SFDR, respectively, on a 60 MHz bandwidth with 40 mW of power consumption leading to a FoM of 245 GHz/W (4.1 pJ/conversion step). This implementation paves a possible way towards direct RF digitization receiver architectures.
Journal: IEEE Journal of Solid-State Circuits
ISSN: 0018-9200
Issue: 11
Volume: 44
Pages: 2873-2880
Publication year:2009
Keywords:Analog-to-digital converters, continuous-time Delta Sigma modulation, direct RF sampling, impulse-invariance transformation