< Back to previous page


A selectable-bandwidth 3.5 mW, 0.03 mm2 self-oscillating Sigma Delta modulator with 71 dB dynamic range at 5 MHz and 65 dB at 10 MHz bandwidth

Journal Contribution - Journal Article

In this paper we present a dual-mode third-order continuous time ε Upsigma δ modulator that combines noise-shaping and pulse-width-modulation (PWM). In our 0.18 μm CMOS prototype chip the clock frequency equals 1 GHz, but the PWM carrier is only around 125 MHz. By adjusting the loop filter, the ADC bandwidth can be set to 5 or 10 MHz. In the 5 MHz mode the peak SNDR equals 64 dB and the dynamic range 71 dB. In the 10 MHz mode the peak SNDR equals 58 dB and the DR 65 dB. This performance is achieved at an attractively low silicon area of 0.03 mm 2 and a power consumption of 3.5 mW. © 2012 Springer Science+Business Media, LLC.
Journal: Analog Integrated Circuits and Signal Processing
ISSN: 0925-1030
Issue: 1
Volume: 72
Pages: 55 - 63
Publication year:2012
BOF-publication weight:0.1
CSS-citation score:1
Authors from:Higher Education