System-level ESD protection of high-voltage tolerant IC pins-A case study Vrije Universiteit Brussel
A system-level ESD protection solution for HVT IC pins is studied without and with applied supply voltage. The transient interaction of the studied SCR with the off-chip components needs to be studied carefully to prevent a thermal failure of the SCR when no VDD is applied and latchup when the SCR is powered up.