3D stacked ICs using Cu TSVs and die to wafer hybrid collective bonding

In this paper we demonstrate functional 3D circuits obtained by a 3D Stacked IC approach using both Cu Through Silicon Vias (TSV) First and cost effective solution Die-to-Wafer Hybrid Collective bonding. The Cu TSV-First process is inserted between contact and M1. The top die is thinned down to 25μm and bonded to the landing wafer by Hybrid Bonding. Measurements and simulations of the power delay trade-offs of various 3D Ring Oscillator are provided as a demonstration of the relevance of such process route and of the design/simulation capabilities. © 2009 IEEE.

ISBN:978-1-4244-5639-0

Publication year:2009

BOF-keylabel:yes

IOF-keylabel:yes

Authors from:Government, Higher Education